

REMARKS

Applicant has carefully reviewed and considered the Office Action mailed on January 9, 2003, and the references cited therewith. No claims are amended or cancelled. Claims 11, 13, 14, 24-28, 32, and 38-43 remain pending in this application.

§102/§103 Rejection of the Claims

Claims 11, 14, 24, 25, 28, 32, 38, 40, and 41 were rejected under 35 USC § 102(b) as being anticipated by, or in the alternative under 35 USC § 103(a) as being obvious over Selvakumar et al. (U.S. Patent No. 5,426,069). Claims 11, 14, 24, 25, 28, 32, 38, 40, and 41 were rejected under 35 USC § 102(b) as being anticipated by, or in the alternative under 35 USC § 103(a) as being obvious over Nakagawa (U.S. Patent No. 5,272,365).

The rejections state that the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ region of Selvakumar “forms a continuous $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface. Applicant respectfully traverses the assertion that Selvakumar or Nakagawa show a device that includes both a continuous $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface; and a gate oxide interface where no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface. In support of Applicant’s position, Applicant respectfully submits that the processes used by the Selvakumar reference and in the Nakagawa reference implant germanium (Ge) atoms in the channel region before oxidizing to form a gate oxide.

The process of forming the gate oxide in Selvakumar is described in Col. 3, lines 40-68, and in Col. 4, lines 1-3. The description in Selvakumar appears to include first implanting germanium through an exposed window (Col. 3, lines 41-44), then forming a dry gate oxide (Col. 3, lines 45-48). Forming the dry oxide is further described as being performed at 1100° C for 50 minutes in dry oxygen and a 20 minute nitrogen anneal. The process of forming the gate oxide in Nakagawa is described in Col. 5, lines 23-28. The gate oxide 18 of Nakagawa appears to be formed subsequent to the implantation step by a thermal oxidation process.

Applicant submits that, depending on the process conditions of the ion implantation, the ion implantation process either leaves the Ge atoms exposed at the surface to be oxidized, or it buries the Ge atoms in the substrate beneath the surface to be oxidized. The Selvakumar reference appears silent as to depth of implanted Ge atoms. Applicant submits that in either case,

the product resulting from the described process as taught by Selvakumar does not produce a $\text{Si}_{1-x}\text{Ge}_x$ region with both: a continuous $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface; and no germanium oxide present at the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ interface. Nakagawa appears to describe an embodiment in Figure 1 where the SiGe region is buried beneath an intermediate silicon layer, and an embodiment in Figure 3 where the SiGe region includes exposed Ge atoms prior to oxidation to form the gate oxide.

If the implanted Ge atoms are buried, then by definition, an intermediate silicon layer exists between the channel surface to be oxidized and the implanted Ge atoms. A continuous $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface does not exist due to the intermediate layer of silicon. If the implanted Ge atoms are exposed on the surface to be oxidized, Applicant submits that one skilled in the art will recognize that using the subsequent oxidation process of Selvakumar or Nakagawa as described above, germanium oxide will necessarily be created at the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface. Germanium oxides are undesirable because they are not stable, as discussed on page 2, lines 16-19 of Applicant's specification. Neither the Selvakumar reference, nor the Nakagawa reference appear to recognize or address the negative aspects of germanium oxides.

In contrast, devices as claimed by Applicant, and products produced by the process claimed by Applicant include a continuous $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface. Applicant's unique process implants the germanium after the gate oxide has been formed. The implant of germanium atoms in Applicant's process is directed through the gate oxide, and forms a $\text{Si}_{1-x}\text{Ge}_x$ channel region and a continuous $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface. No oxidation steps are performed in Applicant's process subsequent to the germanium being introduced to the channel region.

The process of Applicant's invention therefore leads to a unique structure implied by the process recited in the claims. No germanium oxide will be formed at the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface formed in Applicant's invention because the germanium in Applicant's process is never exposed to an oxidation step. As noted above, germanium oxides are undesirable because they are not stable, as discussed on page 2, lines 16-19 of Applicant's specification.

Although not directly cited in a 35 USC § 102 or § 103 rejection, the pending office action refers to the Chan reference (U.S. Pat. No. 5,801,396) in support of "a gate oxide layer grown on a SiGe channel region" wherein the gate oxide is 'pure SiO_2 .'

Applicant respectfully traverses the assertion that a gate oxide in Chan is grown on a SiGe channel region. Chan appears to show the reverse. Chan appears to show “inverted transistors” (col. 3, line 47). The method of Chan is able to form a channel region with a continuous channel/gate oxide interface without germanium oxide only because of the inverted nature of the transistor. In the inverted design of Chan, the channel region is grown on the gate oxide. The channel region of Chan is therefore located *over* the gate oxide in contrast to *underneath* the gate oxide.

In contrast, devices as claimed by Applicant, and products produced by the process claimed by Applicant include a $\text{Si}_{1-x}\text{Ge}_x$ channel region, having a germanium molar fraction x , located **underneath** the SiO_2 gate oxide and between the source/drain regions, wherein x is less than or equal to 0.6, and wherein the $\text{Si}_{1-x}\text{Ge}_x$ channel region forms a continuous $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface wherein no germanium oxide is present at the $\text{Si}_{1-x}\text{Ge}_x/\text{SiO}_2$ gate oxide interface.

Because the Selvakumar and the Nakagawa reference each taken alone do not show every element of Applicant’s independent claims, a 35 USC § 102(b) rejection is not supported. Further, applicant submits that for the reasons stated above, an alternative 35 USC § 103(a) rejection is not supported by the cited single references when presumably combined with general knowledge. Reconsideration and withdrawal of the rejections is respectfully requested with respect to Applicant’s independent claims 11, 24, 25, 28, 38, 40, and 41. Additionally, reconsideration and withdrawal of the rejection is respectfully requested with respect to the remaining claims that depend therefrom as depending on allowable base claims.

§103 Rejection of the Claims

Claims 13, 26, 27, 39, 42, and 43 were rejected under 35 USC § 103(a) as being unpatentable over Selvakumar et al. together with Crabbe' et al. (U.S. Patent No. 5,821,577). Claims 13, 26, 27, 39, 42, and 43 were rejected under 35 USC § 103(a) as being unpatentable over Nakagawa together with Crabbe' et al.

Applicant respectfully submits that the Crabbe reference fails to cure the deficiencies of Selvakumar and Nakagawa as discussed in arguments above. Because the cited references, either alone or in combination, do not show every element of Applicant's claims 13, 26, 27, 39,

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Page 9

Serial Number: 09/132157

Dkt: 303.229US2

Filing Date: August 11, 1998

Title: SILICON-GERMANIUM DEVICES FOR CMOS FORMED BY ION IMPLANTATION AND SOLID PHASE EPITAXIAL
REGROWTH


42, and 43, a 35 USC § 103(a) rejection is not supported by the references. Reconsideration and withdrawal of the rejection is respectfully requested.

Serial Number: 09/132157

Dkt: 303.229US2

Filing Date: August 11, 1998

Title: SILICON-GERMANIUM DEVICES FOR CMOS FORMED BY ION IMPLANTATION AND SOLID PHASE EPITAXIAL REGROWTH

CONCLUSION

Applicant respectfully submits that the claims are in condition for allowance and notification to that effect is earnestly requested. The Examiner is invited to telephone Applicant's attorney at (612) 373-6944 to facilitate prosecution of this application.

If necessary, please charge any additional fees or credit overpayment to Deposit Account No. 19-0743.

Respectfully submitted,

LEONARD FORBES

By his Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6944

Date 4-9-03

By [Signature]

David C. Peterson
Reg. No. 47,857

CERTIFICATE UNDER 37 CFR 1.8: The undersigned hereby certifies that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail, in an envelope addressed to: Commissioner of Patents, Washington, D.C. 20231, on this 9 day of April, 2003.

Tina Kohout

Name

[Signature]

Signature

RECEIVED
APR 16 2003
TECHNOLOGY CENTER 2800